« DFT | トップページ | VC »

2007年6月22日 (金)

Scan Design methodology

Scan Design methodology
6631471
Cadence
The available Scan Design methodology is a simple example of a highly effective and widely used method for applying a "single" test method to the entire chip with predictable and consistent test result.

|